

Application No.: 09/008,497

Docket No.: 21987-00033-US

CLAIM AMENDMENTS

This listing of claims replaces all prior versions and listings of claims in the application:

1. (Currently Amended) A method for manufacturing a semiconductor device having a buried conductive layer which is connected to one of a source and a drain of a MOS transistor and which extends over a gate electrode of said MOS transistor, said method comprising:

forming a first insulating film on a semiconductor substrate;

forming a first conductive film as said gate electrode and a second insulating film on said first insulating film, said gate electrode having a width equal to a minimum processing size achievable with a conventional lithographic process technique;

forming a third insulating film on the whole surface of said semiconductor substrate having said first insulating film, said first conductive film and said second insulating film formed thereon;

selectively etching away said third insulating film so as to form a first side wall insulating film-films including said third insulating film on each of both side faces of said first conductive film and said second insulating film, and also to expose

said selective etching exposing said semiconductor substrate in portions which are not covered with said side wall insulating film and not covered with said first conductive film;

diffusing impurities into said exposed portions of said semiconductor substrate so as to form a source and a drain in said semiconductor substrate;

forming a second conductive film to be a part of said buried conductive layer on the whole surface of said semiconductor substrate having said first insulating film, said first conductive film, said second insulating film and said side wall insulating film formed thereon;

forming a first mask layer on said second conductive film;

Application No.: 09/008,497

Docket No.: 21987-00033-US

processing said first mask layer to have a pattern which is separated into both side portions as to said first conductive film;

forming a second mask layer on the whole surface of said semiconductor substrate having said first insulating film, said first conductive film, said second insulating film, said side wall insulating film, said second conductive film and said first mask layer formed thereon;

selectively etching away said second mask layer so as to leave a pattern of said second mask layer as second side walls on each of both side faces of the pattern of said first mask layer; and

selectively etching away said second conductive film with the patterns of said first and second mask layers as a mask so as to process said second conductive film into a pattern in which said second conductive film is separated on said second insulating film by an opening between the second side walls smaller than the minimum processing size achievable with the conventional lithographic process technique, and

wherein said buried conductive layer includes said second conductive film which extends over the gate electrode of the MOS transistor; and

ensuring that the opening between the second side walls does not overlap either of the first sidewall insulating films or either of the source and drain.

2. (Original) A method for manufacturing a semiconductor device according to claim 1, wherein said first mask layer is formed of an insulating film, and said second mask layer is formed of a conductive film.

3. (Original) A method for manufacturing a semiconductor device according to claim 1, wherein each of said first and second mask layers is formed of an insulating film.

4. (Original) A method for manufacturing a semiconductor device according to claim 1, wherein said first mask layer is formed of a conductive film, and said second mask layer is formed of an insulating film.

Application No.: 09/008,497

Docket No.: 21987-00033-US

5. (Original) A method for manufacturing a semiconductor device according to claim 1, wherein each of said first and second mask layers is formed of a conductive film.

6. (Original) A method for manufacturing a semiconductor device according to claim 1, further comprising the steps of:

forming, after said step of selectively etching away said second conductive film, an interlayer insulating film on the whole surface of said semiconductor substrate having said first insulating film, said first conductive film, said second insulating film, said side wall insulating film, said second conductive film, and said first and second mask layers formed thereon;

forming a contact hole through both said interlayer insulating film and said first mask layer so that said contact hole reaches said second conductive film; and

forming a wiring layer which is connected to said second conductive film at the bottom of said contact hole.

7. (Original) A method for manufacturing a semiconductor device according to claim 1, further comprising the steps of:

forming, after said step of selectively etching away said second conductive film, a fourth insulating film on the whole surface of said semiconductor substrate having said first insulating film, said first conductive film, said second insulating film, said side wall insulating film, said second conductive film, and said first and second mask layers formed thereon;

forming a contact hole through both said fourth insulating film and said first mask layer so that said contact hole reaches said second conductive film;

forming a third conductive film in the inside of said contact hole so that said third conductive film reaches said second conductive film;

processing said third conductive film into an electrode pattern;

coating a surface of said third conductive film, which has been processed into the electrode pattern, with a dielectric film;

forming a fourth conductive film on said dielectric film; and

processing said fourth conductive film into an electrode pattern.

Application No.: 09/008,497

Docket No.: 21987-00033-US

8. (Original) A method for manufacturing a semiconductor device according to claim 1, further comprising the steps of:

removing said first mask layer after said step of selectively etching away said second conductive film;

coating at least a surface of said second conductive film with a dielectric film;

forming a third conductive film on said dielectric film; and

processing said third conductive film into an electrode pattern.

9. (Original) A method for manufacturing a semiconductor device according to claim 8 further comprising the step of coating a surface of said second mask layer with a dielectric film.

Claims 10-20 (Cancelled)

21. (Currently amended) A method of forming a semiconductor device using a lithographic process having a predetermined minimum processing feature size, comprising:

forming a semiconductor element in a substrate;

forming a conductive layer over the semiconductor element and the substrate;

forming a first mask layer on the conductive layer;

patterning the first mask layer to form a slit dividing the first mask layer into at least two mask portions, the slit having a width equal in size to the minimum processing feature size and having slit side walls corresponding to end faces of the two mask portions;

forming a second mask layer on the slit sidewalls, thereby reducing the width of the slit;

and

etching the conductive layer using the first and second mask layers to separate the conductive layer into at least two conductive layer portions, the at least two conductive layer portions being separated by a distance which is less than the minimum processing feature size;

and

Application No.: 09/008,497

Docket No.: 21987-00033-US

ensuring that an area separating the at least two conductive layer portions does not overlap the slit side walls.

22. (Previously Presented) The method of claim 21 wherein the distance separating the at least two conductive layer portions is about 1/3 the minimum processing feature size.

23. (Previously Presented) The method of claim 21 further comprising contacting a structure underlying the conductive layer through the at least two conductive layer portions.

24. (Previously Presented) The method of claim 23 wherein the structure underlying the conductive layer has the minimum processing feature size.

25. (Previously Presented) The method of claim 21 wherein each of the first mask layer and second mask layer is formed from an insulating film.

26. (Previously Presented) The method of claim 21 wherein the first mask layer is formed from a conductive film and the second mask layer is formed from an insulating film.

27. (Previously Presented) The method of claim 21 wherein each of the first mask layer and second mask layer is formed from a conductive film.

28. (Currently amended) A method of forming a semiconductor device, comprising:  
defining an active area in a substrate;  
forming source and drain regions in the active area with a gate structure overlying the substrate therebetween;  
forming a conductive layer over the substrate and the gate structure;  
forming a first mask over the conductive layer;  
performing conventional photolithography to form a slit in a part of the first mask layer overlying the gate structure;  
forming a second mask layer on the first mask layer and in the slit;

Application No.: 09/008,497

Docket No.: 21987-00033-US

selectively etching away the second mask layer to leave the second mask layer on side faces of the first mask layer in the slit; and

etching the conductive layer using the first and second mask layers as a mask, thereby patterning the conductive layer into at least two portions separated by a distance which is less than a minimum processing size achievable by the conventional photolithography; and

ensuring that an area between the separated at least two portions does not overlap either of the side faces of the first mask layer in the slit.

29. (Previously Presented) The method of claim 28 wherein both the first mask layer and the second mask layer have etch rates slower than an etch rate of the conductive layer.

30. (Previously Presented) The method of claim 28 wherein each of the first mask layer and the second mask layer are formed from an insulating film.

31. (Currently amended) A method of ~~semiconductor manufacture~~ manufacturing a semiconductor device, the method comprising:

forming a first layer over a semiconductor substrate;

patterning the first layer to have holes with sidewalls separated by a width equal to a minimum feature size achievable by a conventional lithographic process used during manufacture of the device;

forming a second layer on the sidewalls so as to reduce the width of the holes below to be less than the minimum feature size;

patterning a conductive layer beneath the first and second layers using the holes to form openings in the conductive layer that are smaller in size than the minimum feature size; and  
ensuring that the holes having the width less than the minimum feature size do not overlap any diffusion region of the semiconductor device.

32. (Previously Presented) The method of claim 31 wherein the first layer and the second mask layer have etch rates slower than an etch rate of the conductive layer.

Application No.: 09/008,497

Docket No.: 21987-00033-US

33. (Cancelled).

34. (Currently amended) A method of forming a semiconductor device, comprising:  
defining an active area in a substrate;  
forming source and drain regions in the active area;  
forming a gate electrode overlying the substrate between the source and drain regions, the  
gate electrode having a width no larger than a minimum processing size available with a  
conventional photolithographic process associated with forming the gate electrode;  
forming a first layer over at least the active area of the substrate; and  
forming a contact hole in the first layer in an area above the gate electrode, the contact  
hole having a width smaller than the minimum processing size of the conventional  
photolithographic process; and  
ensuring that the contact hole does not overlap either of the source and drain regions.

35. (Previously Presented) The method of claim 34 further comprising contacting the  
gate electrode through the contact hole.

36. (Previously Presented) The method of claim 34 wherein forming the contact hole  
comprises:

forming a first mask on the first layer;  
 patterning the first mask to form a slit dividing the first mask into at least two mask  
portions, the slit having a width equal in size to the minimum processing feature size and having  
side walls corresponding to end faces of the two mask portions;  
 forming a second mask on the slit sidewalls, thereby reducing the width of the slit; and  
 etching the first layer using the first and second mask to form the contact hole.

37. (Previously Presented) The method of claim 36 wherein forming the second mask  
comprises:

forming a second mask layer on the first mask and in the slit; and

Application No.: 09/008,497

Docket No.: 21987-00033-US

selectively etching away the second mask to leave the second mask on side walls of the first mask in the slit.

38. (Currently amended) A method of forming a semiconductor device, comprising:  
forming a structure having a first width on a substrate, said first width being a minimum feature size achievable by a conventional lithographic process;  
forming a first layer over at least the structure; and  
forming slit in the first layer located over the structure, the slit having sidewall spacers separated by a second width,  
wherein the first width may be minimized as the second width is smaller than a-the minimum feature size achievable with a lithographic process used for making such device; and ensuring that the slit does not overlap an active region of the semiconductor device.

39. (Currently amended) A method of forming a semiconductor device, comprising:  
defining an active area in a substrate with isolation structures, the isolation structures each having a width no larger than a minimum processing size available with a conventional photolithographic process associated with forming the isolation structure;  
forming a first layer over at least the isolation structure; and  
forming a contact hole in the first layer in an area above the isolation structure, the contact hole having a width smaller than the minimum processing size of the conventional photolithographic process; and  
ensuring that the contact hole does not overlap the active area in the substrate.